
CY28548
......................Document #: 001-08400 Rev ** Page 22 of 30
1
1101
N/A
Table 8. PLL3/SE Configuration Table (continued)
GCLK_SEL
B1b4
B1b3
B1b2
B1b1
Pin 27 (17) MHz Pin 25 (18) MHz Spread (%)
Comment
Figure 12. Clock Generator Power up/Run State Diagram
FSC
FSB
FSA
Off
Latches Open
M1
T_delay3
Off
3.3V
T_delay t
C l ock O ff to M 1
CPU_STOP#
PCI_STOP#
Vcc
CKPWRGD/PWRDWN
CK505 SMBUS
CK505 State
BSEL[0..2]
CK505 Core Logic
PLL1
CPU1
PLL2 & PLL3
All Other Clocks
REF Oscillator
T_delay2
Locked
2.0V
Figure 13. BSEL Serial Latching